Patchwork [4/6,V3] Geode GX2 cleanup patch

login
register
about
Submitter Nils
Date 2010-12-30 19:37:06
Message ID <201012302037.06214.njacobs8@hetnet.nl>
Download mbox | patch
Permalink /patch/2478/
State Accepted
Commit r6225
Headers show

Comments

Nils - 2010-12-30 19:37:06
Remove duplicated GX2 processor IIOC mode setting on CS5535 southbridge code
and fix CIS mode comments.

Signed-off-by: Nils Jacobs <njacobs8@hetnet.nl>

V2: Add a extra comment.
V3: Remove already commited part.

Thanks, Nils.
Nils - 2010-12-30 19:51:09
I wrote:
> Remove duplicated GX2 processor IIOC mode setting on CS5535 southbridge
> code and fix CIS mode comments.
> 
> Signed-off-by: Nils Jacobs <njacobs8@hetnet.nl>
> 
> V2: Add a extra comment.
> V3: Remove already commited part.
> 
> Thanks, Nils.

This can be dropped, Stefan already committed this just yet.
Thanks!

Nils.

Patch

Index: src/southbridge/amd/cs5535/early_setup.c
===================================================================
--- src/southbridge/amd/cs5535/early_setup.c	(revision 6223)
+++ src/southbridge/amd/cs5535/early_setup.c	(working copy)
@@ -107,15 +107,11 @@ 
 {
 	msr_t msr;
 
-	/* setup CPU interface serial to mode C on both sides */
+	/* Setup CPU serial SouthBridge interface to mode C. */
 	msr = rdmsr(GLPCI_SB_CTRL);
 	msr.lo &= ~0x18;
 	msr.lo |= 0x10;
 	wrmsr(GLPCI_SB_CTRL, msr);
-	//Only do this if we are building for 5535
-	msr.lo = 0x2;
-	msr.hi = 0x0;
-	wrmsr(VIP_GIO_MSR_SEL, msr);
 }
 
 static void dummy(void)
Index: src/southbridge/amd/cs5536/early_setup.c
===================================================================
--- src/southbridge/amd/cs5536/early_setup.c	(revision 6223)
+++ src/southbridge/amd/cs5536/early_setup.c	(working copy)
@@ -145,7 +145,7 @@ 
 {
 	msr_t msr;
 
-	/* setup CPU interface serial to mode B to match CPU */
+	/* Setup CPU serial SouthBridge interface to mode C. */
 	msr = rdmsr(GLPCI_SB_CTRL);
 	msr.lo &= ~0x18;
 	msr.lo |= 0x10;
Index: src/cpu/amd/model_gx2/cpureginit.c
===================================================================
--- src/cpu/amd/model_gx2/cpureginit.c	(revision 6223)
+++ src/cpu/amd/model_gx2/cpureginit.c	(working copy)
@@ -88,16 +88,13 @@ 
 	msr.lo =  0x00000603C;
 	wrmsr(msrnum, msr);
 
-/* Only do this if we are building for 5535 */
 /* FooGlue Setup */
-#if 1
-	/* Enable CIS mode B in FooGlue */
-	msrnum = MSR_FG + 0x10;
+	/* Set CS5535/CS5536 mode in FooGlue */
+	msrnum = FG_GIO_MSR_SEL;
 	msr = rdmsr(msrnum);
 	msr.lo &= ~3;
-	msr.lo |= 2;		/* ModeB */
+	msr.lo |= 2;		/* IIOC mode CS5535/CS5536 enable. (according to Jordan Crouse the databook is wrong bits 1:0 have to be 2 instead of 1) */
 	wrmsr(msrnum, msr);
-#endif
 
 /* Disable DOT PLL. Graphics init will enable it if needed. */
 	msrnum = GLCP_DOTPLL;